Silicon Labs /Series1 /EFM32GG11B /EFM32GG11B820F2048IM64 /QSPI0 /DEVINSTRRDCONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DEVINSTRRDCONFIG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RDOPCODENONXIP0INSTRTYPE 0 (DDREN)DDREN 0ADDRXFERTYPESTDMODE 0DATAXFERTYPEEXTMODE 0 (MODEBITENABLE)MODEBITENABLE 0DUMMYRDCLKCYCLES

Description

Device Read Instruction Configuration Register

Fields

RDOPCODENONXIP

Read Opcode in Non-XIP Mode

INSTRTYPE

Instruction Type

DDREN

DDR Enable

ADDRXFERTYPESTDMODE

Address Transfer Type for Standard SPI Modes

DATAXFERTYPEEXTMODE

Data Transfer Type for Standard SPI Modes

MODEBITENABLE

Mode Bit Enable

DUMMYRDCLKCYCLES

Dummy Read Clock Cycles

Links

() ()